SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT I, Naoyuki Koizumi, a citizen of Japan residing at Nagano-shi, Nagano, Japan has invented certain new and useful improvements in

SEMICONDUCTOR CHIP AND FABRICATION METHOD THEREOF

of which the following is a specification : -

TITLE OF THE INVENTION

SEMICONDUCTOR CHIP AND FABRICATION METHOD THEREOF

5 BACKGROUND OF THE INVENTION

10

15

30

35

1. Field of the Invention

The present invention is related to a method of fabricating semiconductor chips by dicing a semiconductor wafer at a predetermined size.

2. Description of the Related Art

In a conventional semiconductor chip fabrication process, a semiconductor wafer, on which a plurality of semiconductor elements are formed, is diced in a dicing process of the fabrication process by shifting a rotationally-driven disk-shaped cutter (dicing blade) of a semiconductor chip fabrication apparatus vertically and horizontally so as to form a large number of semiconductor chips. In general, such semiconductor chips are box-shaped.

In the above-mentioned conventional semiconductor chip fabrication process, since a dicing blade of a semiconductor chip fabrication apparatus is shifted vertically and horizontally to dice a semiconductor wafer, the semiconductor chip fabrication apparatus has to perform a greater number of cutting operations as more semiconductor chips are formed from the semiconductor wafer. Thus, it takes more dicing time to produce more semiconductor chips.

In addition, when a dicing blade is used in the dicing process, it is necessary to prepare a passage area (dicing line width) for the dicing blade between adjacent semiconductor chips in a semiconductor wafer. In general, an interval between adjacent semiconductor chips has to be set as more than the dicing line width of about 50 μ m, and this requirement adversely influences high-

density semiconductor chip formation on a semiconductor wafer. Furthermore, a semiconductor wafer has been recently made thinner down to about 50 μ m. Such a thin semiconductor wafer is fragile to a dicing blade.

In addition, when a semiconductor wafer is diced to form semiconductor chips, the diced semiconductor chips are box-shaped. Such a box-shaped semiconductor chip has a significant problem in that a corner and an edge of the semiconductor chip may be chipped when the semiconductor chip is handled or carried, resulting in yield reduction thereof.

15 SUMMARY OF THE INVENTION

5

10

20

25

30

It is a general object of the present invention to provide a novel and useful semiconductor chip and fabrication method thereof in which one or more of the above-mentioned problems are eliminated.

A more specific object of the present invention is to provide a method of fabricating a semiconductor chip that can shorten fabrication time and improve integration and yield of semiconductor chip formation.

In order to achieve the above-mentioned objects, there is provided according to one aspect of the present invention a method of fabricating a semiconductor chip from a semiconductor wafer having a first surface supporting a semiconductor element and a second surface opposite the first surface, the method including the steps of: performing isotropic etching at least partially on a cutting portion of the semiconductor wafer from one or both of the first surface and the second surface; and performing anisotropic etching on a remaining portion of the cutting portion from the one or both of the first

surface and the second surface, thereby cutting the cutting portion of the semiconductor wafer.

In an embodiment of the present invention, the method may further include the step of: forming a resist on the first surface to expose the cutting portion on the first surface, when the cutting portion is isotropically etched from the first surface.

In an embodiment of the present invention, the resist may have rounded-off corners.

5

15

35

In an embodiment of the present invention, the method may further include the step of: forming a resist on the second surface to expose the cutting portion on the second surface, when the cutting portion is isotropically etched from the second surface.

In an embodiment of the present invention, the resist may have rounded-off corners.

Additionally, there is provided according
to another aspect of the present invention a
semiconductor chip fabricated from a semiconductor
wafer, including: a first surface supporting a
semiconductor element; a second surface opposite the
first surface, wherein at least one of the first
surface and the second surface has rounded-off edges.

In an embodiment of the present invention, the semiconductor chip may further include notched side surfaces.

Additionally, there is provided according to another aspect of the present invention a semiconductor chip fabricated from a semiconductor wafer, including: a plurality of rounded-off corners.

According to one aspect of the present invention, when a semiconductor wafer is diced, it is possible to etch the surfaces of the semiconductor wafer by performing isotropic etching and anisotropic etching. Accordingly, it is

possible to shorten time required to fabricate semiconductor chips from the semiconductor wafer. In addition, since the semiconductor chip fabrication method according to the present invention does not need a dicing blade for dicing a semiconductor wafer, it is unnecessary to prepare a dicing line width corresponding to a dicing blade and reduce the dicing line width. As a result, it is possible to enhance integration of semiconductor 10 chips on the semiconductor wafer, that is, it is possible to produce more semiconductor chips from the semiconductor wafer. In addition, since isotropic etching may be performed on a cutting portion from a first surface, on which at least one 15 semiconductor element is formed, of a semiconductor wafer or a second surface opposite the first surface, it is possible to round off one or both edges of the first surface and the second surface. configuration makes it possible to prevent chipping 20 of the edge when the semiconductor chip is handled, and it is possible to improve yield of semiconductor chips.

Other objects, features and advantages of the present invention will become more apparent from the following detailed description when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

25

FIG. 1 is a diagram illustrating a first

30 fabrication process of a semiconductor chip
according to an embodiment of the present invention;
FIG. 2 is a top view of a resist used in
the first fabrication process according to the
embodiment;

FIG. 3 is a diagram illustrating a second fabrication process of the semiconductor chip according to the embodiment;

- FIG. 4 is a diagram illustrating a third fabrication process of the semiconductor chip according to the embodiment;
- FIG. 5 is a diagram illustrating a fourth fabrication process of the semiconductor chip according to the embodiment;
 - FIG. 6 is a diagram illustrating a fifth fabrication process of the semiconductor chip according to the embodiment;
- FIG. 7 is a perspective view of the semiconductor chip according to the embodiment;
 - FIG. 8 is a cross-sectional view of the semiconductor chip according to the embodiment from a side viewpoint thereof; and
- FIG. 9 is a cross-sectional view of the semiconductor chip according to the embodiment from a top viewpoint thereof.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

- In the following, embodiments of the present invention will be described with reference to the accompanying drawings.
- FIG. 1 shows a first fabrication process of a semiconductor chip according to an embodiment 25 of the present invention. In the first fabrication process, a semiconductor chip fabrication apparatus fixes a semiconductor wafer 100, which is made of silicon and includes two surfaces: an element formation surface (upper side in FIG. 1) having a plurality of semiconductor elements 102 thereon and 30 an element non-formation surface (lower side in FIG. 1) opposite to the element formation surface, by attaching the element non-formation surface of the semiconductor wafer 100 to a tape 200 as illustrated in FIG. 1. 35
 - In addition, the semiconductor chip fabrication apparatus provides a resist film on the

element formation surface. Then, by exposing the resist film to light, the semiconductor chip fabrication apparatus removes the portion of the resist film on a cutting area of the semiconductor wafer 100. Specifically, if the resist film is a positive resist, the semiconductor chip fabrication apparatus provides a mask having a plurality of rectangular holes above the resist film. This mask is designed to expose a portion to be left of the 10 resist film. The semiconductor chip fabrication apparatus illuminates light on the resist film through the mask from above and then dissolves the resist film. As a result, it is possible to remove only the portion of the resist film where the light 15 is not illuminated. On the other hand, if the resist film is a negative resist, the semiconductor chip fabrication apparatus provides a mask having a plurality of rectangles above the resist film. mask is designed to expose a portion to be removed 20 of the resist film. The semiconductor chip fabrication apparatus illuminates light on the resist film through the mask from above and then dissolves the resist film. As a result, it is possible to remove the portion of the resist film 25 where the light was illuminated.

When the resist film on the cutting portion of the semiconductor wafer 100 is removed in this manner, resists 300 to expose the cutting portion of the semiconductor wafer 100 are formed on the semiconductor wafer 100. FIG. 2 is a top view of a resist 300. As shown in FIG. 2, the four corners of the resist 300 are rounded off. In a positive-type resist film, such a resist film 300 can be formed by rounding off four corners of each hole on the above-mentioned mask for the positive resist. In a negative-type resist film, on the other hand, such a resist film 300 can be formed by

30

35

rounding off four corners of each rectangular of the above-mentioned mask for the negative resist.

of the semiconductor chip according to the

embodiment of the present invention. In the second
fabrication process, the semiconductor chip
fabrication apparatus performs an isotropic etching
for the exposed portion of the semiconductor wafer
100, that is, the cutting portion of the

semiconductor wafer 100. Specifically, the
semiconductor chip fabrication apparatus exposes the
semiconductor wafer 100 in atmosphere of a reactive
gas.

The reactive gas is absorbed by the 15 exposed portion of the semiconductor wafer 100 and chemically reacts with silicon of the exposed The chemical reaction of the reactive gas and the silicon proceeds at basically the same speed in all directions, and a volatile material is 20 produced by the chemical reaction. Accordingly, since the exposed silicon together with the portion thereof under the resist 300 is removed at the same speed for all directions, it is possible to form an isotropic etched groove 110 in the semiconductor 25 wafer 100, which groove 110 has a cross-section that is bowl-shaped from the side viewpoint of the semiconductor wafer 100 as illustrated in FIG. 3. After the groove 110 is formed into a predetermined shape, the semiconductor chip fabrication apparatus 30 moves to a third fabrication process.

FIG. 4 shows the third fabrication process for the semiconductor chip according to the embodiment of the present invention. In the third fabrication process, the semiconductor chip fabrication apparatus performs anisotropic etching on the exposed portion of the semiconductor wafer 100, that is, the cutting portion of the

35

```
semiconductor wafer 100.
                                                                                                                                                                                                                              the exposed portion of the semiconductor wafer 100
                                                                                                                                                                                                                        the exposed apparatus implants ions and bigh speed. As a result the loop
                                                                                                                                                                                                                  from above at a high speed.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               <sup>EV327688683</sup>US
                                                                                                                                                                                                           from above silicon of at a high speed.

Implanted ions and plasmas. The removed by the ions and plasmas
                                                                                                                                                                                                    silicon of the exposed portion is removed by the discontion from the upper side of the sid
                                                                                                                                                                                              implanted ions
are implanted ions
the exposed in a plasmas.

bortion of the semiconductor wafer ion

wafer ions
                                                                                                                                                                                        the exposed in a direction from the removal of the silicon nroces, or the senicon of the silicon nroces, or the senicon of the silicon nroces, or the silicon nr
                                                                                                                                                                                the exposed portion of the semiconductor the upper side to the lower
                                                                                                                                                             10
                                                                                                                                                                           For this reason, the side of the semiconductor wafer 100. Consequently.
                                                                                                                                                                    side of the semiconductor water side

for the semiconductor water side

for the semiconductor water 100.
                                                                                                                                                               side of the semiconductor wafer 100.

along the outer edges anisotropic etched ently.

along the outer edges of the resists 300 groove
                                                                                                                                                         120 along the to outer an analsotropic etchea grove 120 is formed
                                                                                                                                                  120
illustrated in FIG. edges of the each diced semiconductor chip has notche
                                                                                                                                            such that alea in FIG. 4.

corners. each diced semiconductor chip has notched
                                                                                                                                          corners.
                                                                                                                         for the fig. 5 shows a rourth semiconductor a rourth according to the
                                                                                                                                                                                            FIG. 5 Shows a fourth fabrication process
                                                                                             20
                                                                                                                   empodiment of the Dresent invention

the emi-continuous

emi-continuous

the defendance of the present invention

the comi-continuous

the comi-continuous

emi-continuous

emi-continuous

the comi-continuous

emi-continuous

the comi-continuous

emi-continuous

the comi-continuous

emi-continuous

emi-c
                                                                                                           Empoqiment

fabrication

fabrication

Process

Annaratine

removes the semiconductor chip

removes the semiconductor chip
                                                                                                      fabrication process, the semiconductor of the semiconductor the semiconductor on the semiconductor wafer
                                                                                               tabrication
element formation apparatus
over the semiconductor wafer 100

tabrication
and then turns over the semiconductor wafer 1700
                                                                                         element formation surface of the semiconductor wafer long semication
                                                                                   Too and then furthermore turns over the semiconductor warer than semiconductor chip fabrication hy
                                                                            apparatus fixes semiconquetor chip tabrication of the semiconquetor wafer 100 by
                                                                      attaching fixes the semiconductor wafer 100 by the tane 200.
                                                                                                                                                                                                                                                                                                                                                                    In the fourth
                                                                semiconductor element tormation survace

**han wafer 100 to the tape 200.

**han comin conductor element conductor eleme
                                                   apparatus Then, the semiconductor surface as in the first fabrication to the fabrication
                              30
                                             apparatus
formation provides
process surface a resist riim on the elemen

apparatus
process resist riim on the first fabrication
to linht
                                      process. surface semiconductor exposing the first fabrication abbaratus light, the removes the
                                process.

semiconquetor exposing the resist film on the cutting portion of the removes the
                          resist film on the raorication apparatus in the raciet
35
                     semiconductor wafer 100.
             the cutting water 100.

is removed, resists 301 of which corners are rounder
      the cutting portion of the semiconductor wafer 100 of which corners are rounded
```

```
off can be formed like the resists 300 in FIG. 2.
                                                                                                                                                                                                                                    le. 6 shows a fifth fabrication process

EIG. 6 shows aring annual and the
                                                             for the semiconductor the present invention.

for the modiment of the embodiment
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   In the fifth
                                                                                                                        tabrication apparatus performs semiconductor wafer the exposed portion of the semiconductor wafer the exposed portion of the semiconductor wafer the semiconductor was semiconductor
                                                                                                     embodiment of the present invention. In the the present semiconductor chip the semiconductor are fabrication annararus nerforms is of the fabrication annararus nerforms fabrication annararus nerforms is of the fabrication.
                                                                                   tor the present invention.

embodiment of the present condition.
                                                                                                                                       fabrication apparatus performs isotropic etching on isotropic etching on isotropic etching on wafer 100, wafer 100, wafer the semiconductor wafer to semiconduct
                                                                                                                                                                the exposed portion of the semiconductor of the semiconductor of the semiconductor of the semiconductor the semiconductor the semiconductor wafer look of the semiconductor of the sem
                              for example.
                                                                                                                                                                                that is, specifically, with the portion of that is portion together with wafer portion together wafer portion to the semiconducto the semiconducto of the semiconductor of t
                                                                                                                                                                                                     wafer 100. Specifically with the resist 301 is exposed portion wafer 100 wafer semiconductor wafer the resist semiconductor was the resist semico
                                                                                                                                                                                                                        exposed portion together with the resist 301 is exposed portion wafer the same speed in all the semiconductor wafer the same speed in all the semiconductor was ically the same speed in all the semiconductor was ically the same speed in all the semiconductor was ically the same speed in all the semiconductor was ically the same speed in all the semiconductor was ically the same speed in all the semiconductor was ically the same speed in all the semiconductor was included in all the semiconductor was included in all the semiconductors.
                                                                                                                                                                                                                                             semiconductor water 100 under the resist all sent speed in an isotro the same form an isotro the same form an isotro the same form an isotro temoved at basically removed at has it is not in a form an isotro temoved at has it is not in a form an isotro the same form and isotro the same for the same form and isotro the
                                                                                                                                                                                                                                                                removed at hasically the same form all isotropic the same form an isotropic how directions, 130. of which cross-section is how directions, 130.
                                                                                                                                                                                                                                                                                   directions, it is possible to cross-section is bowl-

of which cross-section is possible to cross-section in the cross-section in the cross-section is possible to cross-section in the cross-section in the cross-section in the cross-section in the cross-section is possible to cross-section in the cross-section in 
                                                                                                                                                                                                                                                                                                        etched growe 130, of which cross-section is bowl-

etched growe the side viewpoint fabrication process in the second fabrication process in the second fabrication process.
                                                                                                                                                                                                                                                                                                                           shaped from the side viewpoint of the semiconductor the side viewpoint of the semiconductor the semiconductor of t
                                                                                                                                                                                                                                                                                                                                          wafer 100 as the grooves wafer 100 as the semiconductor wafer 100 the semiconductor wa
                                                                                                                                                                                                                                                                                                                                                                                  formed in the semiconductor wafer chip according to resent invention.

Formed in the form a semiconductor invention.
                                                                                                                                                                                                                                                                                                                                                                FIG. 3. With the grooves 110, 120 and 130 this semiconductor wafer chin according formed in the form a semiconductor of the form a semiconduct
                                                                                                                                                                                                                                                                                                                                                                                                                                                semiconductor invention.
                                                                                                                                                                                                                                                                                                                                                                                                           possible to rorm a semiconductor chip accident invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     View of the semiconductor chip 500 from the side the upper side the rent the semiconductor chip semiconductor the semiconductor thereof.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             thereof.

thereof.

thereof.

the apper side the apper side the apper side to the apper side the appear side the appea
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                semiconductor these rotched or rounded off.

semiconductor these rotched or rounded off.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            the present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           In the above-mentioned anisotropic and as in the above-mentioned isotropic or anisotropic dranting, when isotropic or anisotropic etching, when isotropic etching isotropic etching isotropic etching isotropic etching isotropic etchine reactive gas.
                                                                                                                                                                                                                                                                                                                     20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         as seen in the short marking are the short m
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Ske can be used, or anisotropic dry
when isotropic anitor at him is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   the reactive as plasma the pressure of the reactive etching by adjusting the performed by
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  etching such as plasma the pressure of the reactive adjusting to electrodes to electrodes of adjusting annited to electrodes of a part of the pressure of the 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           performed by adjusting the pressure of the read pressure of the press
                                                                                                                                                                                                                                                                                                                                                                                                                    25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              gas or a voltage applied to electrodes shape.

gas or a voltage applied to electrodes shape.

The comin or discrete the comin or dis
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   to optain a desired ercuring shape. chip this manner,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       the reactive gas.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          30
```

fabrication method according to the embodiment of the present invention employs isotropic etching and anisotropic etching to etch the surfaces of the semiconductor wafer 100. As a result, it is possible to reduce the dicing time for the 5 semiconductor wafer 100, that is, the fabrication time of the semiconductor chip 500. In addition, it is unnecessary to prepare the dicing line width corresponding to the width of a dicing blade and shorten the dicing line width unlike in the case 10 where the dicing blade is used to dice the semiconductor wafer 100. As a result, it is possible to enhance integration of the semiconductor chips 500 on the semiconductor wafer 100, that is, it is possible to produce more semiconductor chips 15 500 from the semiconductor wafer 100. In addition, since isotropic etching is performed for the cutting portion from both of the element formation surface and the element non-formation surface of the semiconductor wafer 100, it is possible to form 20 semiconductor chips 500 having rounded-off outer edges with respect to both of the element formation surface and the element non-formation surface. As a result, chipping of the outer edges can be prevented when the semiconductor chips 500 are handled, and, 25 accordingly, it is possible to improve yield of the semiconductor chips 500. In addition, anisotropic etching is performed to round off corners of each resist 300 on an element formation surface and corners of each resist 301 on an element non-30 formation surface from the upper side of the cutting portion of the semiconductor wafer 100. Accordingly, it is possible to round off outer edges of side surfaces of the semiconductor chip 500. As a result, chipping of the outer edges can be prevented when 35 the semiconductor chip 500 is handled, and, accordingly, it is possible to improve yield of the

```
In the above-mentioned embodiment, portions

In the above-mentioned for cutting portions

In the above-mentioned for cutting element

surface and the element

isotropic etching formation surface

isotropic etching formation
                                      isotropic etching is performed for cutting portion the element surface and the element wafer of the element surface of the element surfac
                                                    of the element surface of the semiconductor wafer non-formation surface and the element the isotropic etchina
                                                                     non-tormation surface of the semiconductor wafer 100 the semiconductor wafer in an alternative for the cutting portion from only the cutting portion from the cutting 
semiconductor chips 500.
                                                                                 In an alternative embodiment, the cutting portion the element and the performed for the cuttion surface and the element may be performed formation.
                                                                                                    may be performed for the cutting portion from element to surface and the anisotropic to the cutting portion and the element formation surface anisotropic to the element formation case anisotropic one of the element formation surface.
                                                                                                                   one of the element formation surface and the element formation surface and the element formation such case, anisotropic in the third fabrication the third fabrication and formation surface.
                                                                                                                                                  etching is performed in the semiconductor wafer loo the semiconductor wafer a until the semiconductor wafer look of the third fabrication wafer look of the semiconductor wafer look of the se
                                                                                                                                    non-formation surface. In the comic onductor was such case anisotron and such case anisotron and such case anisotron was such case and 
                                                                                                                                                                                 is cut. Also, chip fabrication apparatus chip semiconductor chip soo.
                                                                                                                                                                                                semiconductor chip 500, the semiconductor chip semiconductor chip son apparatus picks tool semiconductor chip son apparatus operates the pickup tool semiconductor chip semiconductor apparatus operates the pickup semiconductor apparatus operates the pick
                                                                                                                                                                                                                 semiconductor apparatus outer edge is notched.

semiconductor apparatus outer edge is notched.

fabrication surface whose outer
                                                                                                                                                                                                                               fabrication apparatus operates the pickup tool to the is not ched.

fabrication apparatus operates edge chinping of to the surface whose to prevent chinping of the seize the is noseible to prevent the pickup tool to pickup to pickup to pickup to pickup tool to pickup tool to pickup to picku
                                                                                                                                                                                                                                             seize the it is possible during handling.

seize the outer edge is notched. The and it is possible to prevent in addition, and it is possible outer edge chipping since and it is possible to prevent in addition, and it is possible outer edge during handling.
                                                                                                                                                                                                                                                              result, edge during is performed for only one of the jsotropic etching is performed for only one of the
                                                                                                                                                                                                                                                                               outer edge during handling. In addition, one of the formation surface outer edge etching is performed formation surface isotropic portions of the element cutting portions
                                                                                                                                                                                                                                                                                              Isotropic etching of the element non-formation surface cutting portions non-formation and the element
                                                                                                                                                                                                                                                                                                                        and the element non-formation surface, time for the for the and the element non-formation dicing time for the possible to water innermation surface, time for the dicing time for the dici
                                                                                                                                                                                                                                                                                                            cutting portions non-formation the element surface, time formation surface, time formation surface, time formation additions non-formation dicing time and the element reduce the dicing the and the to further reduce the analysis of the element the reduce the dicing the analysis of the element formation and the element formation and the element formation and the element formation and the element formation surface.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               tor water low. Invention is not limited to
                                                                                                                                                                                                                                                                                                                                                                          The present invention is not limite and invention is not limite and with the specifically modifications may be made with the specifically modifications.
                                                                                                                                                                                                                                                                                                                                                                                         the specifically disclosed embodiments; and without invention the specifically disclosed embodiments; and be made invention the specifically disclosed embodiments; and be made without invention the specifically disclosed embodiments; and be made without the specifically disclosed embodiments; and the scope of the present invention the specifically disclosed embodiments; and the specifically disclosed embodiments; and the specifically disclosed embodiments; and thout the specifically disclosed embodiments; and thout the specifically disclosed embodiments; and the specifical embodiments; and t
                                                                                                                                                                                                                                                                                                                                                                                                       Variations and modifications the present the present application is based on the present application are present application.
                                                                                                                                                                                                                                                                                                                                              semiconductor wafer 100.
                                                                                                                                                                                                                                                                                                                                                                                                                                       The present application is based on 2002-256767

The present application No. to the entire contents of the entire contents of the entire patent 2. 2002. The entire contents of the ent
                                                                                                                                                                                                                                                                                                                                                                                                                                                     Japanese Patent Priority Application No. 2002-250
the entire contents of the entire reference
filed september incorporated by reference
which are hereby
                                                                                                                                                                                                                                      20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      the entire contents, which are hereby incorporated by reference.
                                                                                                                                                                                                                                                                                                                      25
```